

EECE416: Microcomputer Fundamentals and Design

PIC - Introduction


PIC16F877

Dr. Charles J. Kim

Howard University

Peripheral Interface Controller

- ⌘ PIC: Peripheral Interface Controller
- ⌘ Microchip Technology (www.microchip.com)
- ⌘ Harvard Architecture



PIC- continued

⌘ Origin: Harvard Architecture for DAPRA Project

☑ Beaten by Princeton (Single memory)


☑ Picked by Signetics 8x300

☑ PIC for General Instruments

☑ Compensation for poor I/O

☑ GI spun off into Arizona Microchip
Technology (1985)-→Microchip Technology




Arizona Microchip Techn



MICROCHIP


PIC -continued

- ⌘ A Large Register Set: 368 Bytes + W
- ⌘ RISC Architecture--pipelining
- ⌘ 35 fixed length (14-bit) single-cycle instructions



PIC-continued

- ⌘ 8-bit machine
- ⌘ Operating Speed: Up to 20 MHz
- ⌘ 8K 14-bit Words FLASH Memory (for Program)
- ⌘ 368 Bytes RAM (for Data)
- ⌘ 256 Bytes EEPROM (for Data)
- ⌘ Power Saving Mode



PIC -continued

⌘ Low-power consumption:

- ☒ < 2 mA typical @ 5V, 4 MHz

- ☒ 20 mA typical @ 3V, 32 kHz

- ☒ < 1 mA typical standby current

⌘ Wide Operating Voltage: 2.0 – 5.0 V

⌘ Timers

- ☒ Timer0: 8-bit timer/counter with 8-bit prescaler

- ☒ Timer1: 16-bit timer/counter with prescaler, can be incremented during sleep via external crystal/clock

- ☒ Timer2: 8-bit timer/counter with 8-bit period register, prescaler and postscaler

PIC -continued

⌘ Capture, Compare, PWM modules

⊞ Capture is 16-bit, max. resolution is 12.5 ns

⊞ Compare is 16-bit, max. resolution is 200 ns

⊞ PWM max. resolution is 10-bit

⌘ 10-bit multi-channel A-to-D Converter

⌘ I²C (Inter IC) Bus


⌘ USART for Serial Communication

⌘ 5 I/O Ports: A, B, C, D, and E


16F87x Family

Key Features PICmicro™ Mid-Range Reference Manual (DS33023)	PIC16F873	PIC16F874	PIC16F876	PIC16F877
Operating Frequency	DC - 20 MHz	DC - 20 MHz	DC - 20 MHz	DC - 20 MHz
RESETS (and Delays)	POR, BOR (PWRT, OST)	POR, BOR (PWRT, OST)	POR, BOR (PWRT, OST)	POR, BOR (PWRT, OST)
FLASH Program Memory (14-bit words)	4K	4K	8K	8K
Data Memory (bytes)	192	192	368	368
EEPROM Data Memory	128	128	256	256
Interrupts	13	14	13	14
I/O Ports	Ports A,B,C	Ports A,B,C,D,E	Ports A,B,C	Ports A,B,C,D,E
Timers	3	3	3	3
Capture/Compare/PWM Modules	2	2	2	2
Serial Communications	MSSP, USART	MSSP, USART	MSSP, USART	MSSP, USART
Parallel Communications	—	PSP	—	PSP
10-bit Analog-to-Digital Module	5 input channels	8 input channels	5 input channels	8 input channels
Instruction Set	35 instructions	35 instructions	35 instructions	35 instructions

PIN and PACKAGE



QFP




PIN


Pin Name	DIP Pin#	I/O/P Type
OSC1/CLKIN	13	I
OSC2/CLKOUT	14	O
MCLR/VPP	1	I/P
RA0/AN0	2	I/O
RA1/AN1	3	I/O
RA2/AN2/VREF-	4	I/O
RA3/AN3/VREF+	5	I/O
RA4/T0CKI	6	I/O
RA5/SS/AN4	7	I/O
RB0/INT	33	I/O
RB1	34	I/O
RB2	35	I/O
RB3/PGM	36	I/O
RB4	37	I/O
RB5	38	I/O
RB6/PGC	39	I/O
RB7/PGD	40	I/O

Pin Name	DIP Pin#	I/O/P Type
RC0/T1OSO/T1CKI	15	I/O
RC1/T1OSI/CCP2	16	I/O
RC2/CCP1	17	I/O
RC3/SCK/SCL	18	I/O
RC4/SDI/SDA	23	I/O
RC5/SDO	24	I/O
RC6/TX/CK	25	I/O
RC7/RX/DT	26	I/O
RD0/PSP0	19	I/O
RD1/PSP1	20	I/O
RD2/PSP2	21	I/O
RD3/PSP3	22	I/O
RD4/PSP4	27	I/O
RD5/PSP5	28	I/O
RD6/PSP6	29	I/O
RD7/PSP7	30	I/O
RE0/ $\overline{\text{RD}}$ /AN5	8	I/O
RE1/ $\overline{\text{WR}}$ /AN6	9	I/O
RE2/ $\overline{\text{CS}}$ /AN7	10	I/O
Vss	12,31	P
VDD	11,32	P


F877 Architecture



BLOCK Diagram




ALU and W register



PROGRAM MEMORY

- ⌘ 13-bit PC
- ⌘ Addressable up to 8Kx14-bit
- ⌘ FLASH Memory
- ⌘ Reset Vector: \$0000
- ⌘ Interrupt: \$0004



DATA memory (“Register File”)

- ⌘ Partitioned into 4 Banks (or Pages): 0-3
- ⌘ Each Bank: 128 Bytes
- ⌘ Upper Locations: GPR (General Purpose) Reg.-- RAM
- ⌘ Lower Location: SFR (Special Function) Reg.
- ⌘ BANK SELECTION:

- ☑ Status Register
- ☑ RP1: Status<6>
- ☑ RP0: Status<5>

RP1:RP0	Bank
00	0
01	1
10	2
11	3

Register File Map

		File Address	
Indirect addr. ^(*)	00h	Indirect addr. ^(*)	80h
TMR0	01h	OPTION_REG	81h
PCL	02h	PCL	82h
STATUS	03h	STATUS	83h
FSR	04h	FSR	84h
PORTA	05h	TRISA	85h
PORTB	06h	TRISB	86h
PORTC	07h	TRISC	87h
PORTD ⁽¹⁾	08h	TRISD ⁽¹⁾	88h
PORTE ⁽¹⁾	09h	TRISE ⁽¹⁾	89h
PCLATH	0Ah	PCLATH	8Ah
INTCON	0Bh	INTCON	8Bh
PIR1	0Ch	PIE1	8Ch
PIR2	0Dh	PIE2	8Dh
TMR1L	0Eh	PCON	8Eh
TMR1H	0Fh		8Fh
T1CON	10h		90h
TMR2	11h	SSPCON2	91h
T2CON	12h	PR2	92h
SSPBUF	13h	SSPADD	93h
SSPCON	14h	SSPSTAT	94h
CCPR1L	15h		95h
CCPR1H	16h		96h
CCP1CON	17h		97h
RCSTA	18h	TXSTA	98h
TXREG	19h	SPBRG	99h
RCREG	1Ah		9Ah
CCPR2L	1Bh		9Bh
CCPR2H	1Ch		9Ch
CCP2CON	1Dh		9Dh
ADRESH	1Eh	ADRESL	9Eh
ADCON0	1Fh	ADCON1	9Fh
	20h		A0h
General Purpose Register 96 Bytes		General Purpose Register 80 Bytes	
		accesses 70h-7Fh	
Bank 0	7Fh	Bank 1	FFh
Indirect addr. ^(*)	100h	Indirect addr. ^(*)	100h
TMR0	101h	TMR0	101h
PCL	102h	PCL	102h
STATUS	103h	STATUS	103h
FSR	104h	FSR	104h
	105h		105h
PORTB	106h	PORTB	106h
	107h		107h
	108h		108h
	109h		109h
PCLATH	10Ah	PCLATH	10Ah
INTCON	10Bh	INTCON	10Bh
EEDATA	10Ch	EEDATA	10Ch
EEADR	10Dh	EEADR	10Dh
EEDATH	10Eh	EEDATH	10Eh
EEADRH	10Fh	EEADRH	10Fh
	110h		110h
	111h		111h
	112h		112h
	113h		113h
	114h		114h
	115h		115h
	116h		116h
General Purpose Register 16 Bytes	117h	General Purpose Register 16 Bytes	117h
	118h		118h
	119h		119h
	11Ah		11Ah
	11Bh		11Bh
	11Ch		11Ch
	11Dh		11Dh
	11Eh		11Eh
	11Fh		11Fh
	120h		120h
General Purpose Register 80 Bytes		General Purpose Register 80 Bytes	
		accesses 70h-7Fh	
Bank 2	17Fh	Bank 3	1FFh

■ Unimplemented data memory locations, read as '0'.

* Not a physical register.

Note 1: These registers are not implemented on 28-pin devices.

Note 2: These registers are reserved, maintain these registers clear.

Special Function Registers (bank 0)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets (2)	
Bank 0												
00h ⁽⁴⁾	INDF	Addressing this location uses contents of FSR to address data memory (not a physical register)									0000 0000	0000 0000
01h	TMR0	Timer0 module's register									xxxx xxxx	uuuu uuuu
02h ⁽⁴⁾	PCL	Program Counter's (PC) Least Significant Byte									0000 0000	0000 0000
03h ⁽⁴⁾	STATUS	IRP	RP1	RP0	TO	PO	Z	DC	C	0001 1xxx	000q quuu	
04h ⁽⁴⁾	FSR	Indirect data memory address pointer									xxxx xxxx	uuuu uuuu
05h	PORTA	—	—	PORTA Data Latch when written: PORTA pins when read							--0x 0000	--0u 0000
06h	PORTB	PORTB Data Latch when written: PORTB pins when read									xxxx xxxx	uuuu uuuu
07h	PORTC	PORTC Data Latch when written: PORTC pins when read									xxxx xxxx	uuuu uuuu
08h ⁽⁵⁾	PORTD	PORTD Data Latch when written: PORTD pins when read									xxxx xxxx	uuuu uuuu
09h ⁽⁵⁾	PORTE	—	—	—	—	—	RE2	RE1	RE0	---- -xxx	---- -uuu	
0Ah ^(1,4)	PCLATH	Write Buffer for the upper 5 bits of the Program Counter									---0 0000	---0 0000
0Bh ⁽⁴⁾	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u	
0Ch	PIR1	PSPIF ⁽³⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 000x	0000 000u	
0Dh	PIR2	—	(6)	—	EEIF	BCLIF	—	—	CCP2IF	-r-0 0--0	-r-0 0--0	
0Eh	TMR1L	Holding register for the Least Significant Byte of the 16-bit TMR1 register									xxxx xxxx	uuuu uuuu
0Fh	TMR1H	Holding register for the Most Significant Byte of the 16-bit TMR1 register									xxxx xxxx	uuuu uuuu
10h	T1CON	—	—	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR1ON	--00 0000	--uu uuuu	
11h	TMR2	Timer2 module's register									0000 0000	0000 0000
12h	T2CON	—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000	
13h	SSPBUF	Synchronous Serial Port Receive Buffer/Transmit Register									xxxx xxxx	uuuu uuuu
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000	
15h	CCPR1L	Capture/Compare/PWM Register1 (LSB)									xxxx xxxx	uuuu uuuu
16h	CCPR1H	Capture/Compare/PWM Register1 (MSB)									xxxx xxxx	uuuu uuuu
17h	CCP1CON	—	—	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	--00 0000	--00 0000	
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x	
19h	TXREG	USART Transmit Data Register									0000 0000	0000 0000
1Ah	RCREG	USART Receive Data Register									0000 0000	0000 0000
1Bh	CCPR2L	Capture/Compare/PWM Register2 (LSB)									xxxx xxxx	uuuu uuuu
1Ch	CCPR2H	Capture/Compare/PWM Register2 (MSB)									xxxx xxxx	uuuu uuuu
1Dh	CCP2CON	—	—	CCP2X	CCP2Y	CCP2M3	CCP2M2	CCP2M1	CCP2M0	--00 0000	--00 0000	
1Eh	ADRESH	A/D Result Register High Byte									xxxx xxxx	uuuu uuuu
1Fh	ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	—	ADON	0000 00-0	0000 00-0	

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented read as '0', r = reserved.
Shaded locations are unimplemented, read as '0'.

- Note 1:** The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter.
- 2:** Other (non power-up) resets include external reset through MCLR and Watchdog Timer Reset.
- 3:** Bits PSPIE and PSPIF are reserved on the 28-pin devices; always maintain these bits clear.
- 4:** These registers can be addressed from any bank.
- 5:** PORTD, PORTE, TRISD, and TRISE are not physically implemented on the 28-pin devices, read as '0'.
- 6:** PIR2<6> and PIE2<6> are reserved on these devices; always maintain these bits clear.

Special Function Registers (bank 1)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets (2)		
Bank 1													
80h ⁽⁴⁾	INDF	Addressing this location uses contents of FSR to address data memory (not a physical register)								0000 0000	0000 0000		
81h	OPTION_REG	RBPV	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111		
82h ⁽⁴⁾	PCL	Program Counter's (PC) Least Significant Byte								0000 0000	0000 0000		
83h ⁽⁴⁾	STATUS	IRP	RP1	RP0	T0	PD	Z	DC	C	0001 1xxx	000q quuu		
84h ⁽⁴⁾	FSR	Indirect data memory address pointer								xxxx xxxx	uuuu uuuu		
85h	TRISA	—	—	PORTA Data Direction Register								--11 1111	--11 1111
86h	TRISB	PORTB Data Direction Register								1111 1111	1111 1111		
87h	TRISC	PORTC Data Direction Register								1111 1111	1111 1111		
88h ⁽⁵⁾	TRISD	PORTD Data Direction Register								1111 1111	1111 1111		
89h ⁽⁵⁾	TRISE	IBF	OBV	IBOV	PSPMODE	—	PORTE Data Direction Bits			0000 -111	0000 -111		
8Ah ^(1,4)	PCLATH	—	—	—	Write Buffer for the upper 5 bits of the Program Counter					---0 0000	---0 0000		
8Bh ⁽⁴⁾	INTCON	GIE	PEIE	TOIE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	0000 000u		
8Ch	INTCON	PSPIE ⁽³⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000		
8Dh	PIE2	—	(6)	—	EEIE	BCLIE	—	—	CCP2IE	-r-0 0--0	-r-0 0--0		
8Eh	PCON	—	—	—	—	—	—	POR	BOR	---- -rqq	---- -ruu		
8Fh	—	Unimplemented								—	—		
90h	—	Unimplemented								—	—		
91h	SSPCON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000 0000	0000 0000		
92h	PR2	Timer2 Period Register								1111 1111	1111 1111		
93h	SSPADD	Synchronous Serial Port (I ² C mode) Address Register								0000 0000	0000 0000		
94h	SSPSTAT	SMP	CKE	D/A	P	S	R/W	UA	BF	0000 0000	0000 0000		
95h	—	Unimplemented								—	—		
96h	—	Unimplemented								—	—		
97h	—	Unimplemented								—	—		
98h	TXSTA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010	0000 -010		
99h	SPBRG	Baud Rate Generator Register								0000 0000	0000 0000		
9Ah	—	Unimplemented								—	—		
9Bh	—	Unimplemented								—	—		
9Ch	—	Unimplemented								—	—		
9Dh	—	Unimplemented								—	—		
9Eh	ADRESL	A/D Result Register Low Byte								xxxx xxxx	uuuu uuuu		
9Fh	ADCON1	ADFM	—	—	—	PCFG3	PCFG2	PCFG1	PCFG0	0--- 0000	0--- 0000		

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented read as '0', r = reserved.
Shaded locations are unimplemented, read as '0'.

- Note 1:** The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter.
- 2:** Other (non power-up) resets include external reset through MCLR and Watchdog Timer Reset.
- 3:** Bits PSPIE and PSPIF are reserved on the 28-pin devices; always maintain these bits clear.
- 4:** These registers can be addressed from any bank.
- 5:** PORTD, PORTE, TRISD, and TRISE are not physically implemented on the 28-pin devices, read as '0'.
- 6:** PIR2<6> and PIE2<6> are reserved on these devices; always maintain these bits clear.



Special Function Registers(bank 2 & 3)

Addresses	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets (2)	
Bank 2												
100h ⁽⁴⁾	INDF	Addressing this location uses contents of FSR to address data memory (not a physical register)									0000 0000	0000 0000
101h	TMR0	Timer0 module's register									xxxx xxxx	uuuu uuuu
102h ⁽⁴⁾	PCL	Program Counter's (PC) Least Significant Byte									0000 0000	0000 0000
103h ⁽⁴⁾	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	C	0001 1xxxx	000q quuuu	
104h ⁽⁴⁾	FSR	Indirect data memory address pointer									xxxx xxxx	uuuu uuuu
105h	—	Unimplemented									—	—
106h	PORTB	PORTB Data Latch when written; PORTB pins when read									xxxx xxxx	uuuu uuuu
107h	—	Unimplemented									—	—
108h	—	Unimplemented									—	—
109h	—	Unimplemented									—	—
10Ah ^(1,4)	PCLATH	—	—	—	Write Buffer for the upper 5 bits of the Program Counter					---0 0000	---0 0000	
10Bh ⁽⁴⁾	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u	
10Ch	EEDATA	EEPROM data register									xxxx xxxx	uuuu uuuu
10Dh	EEADR	EEPROM address register									xxxx xxxx	uuuu uuuu
10Eh	EEDATH	—	—	EEPROM data register high byte					xxxx xxxx	uuuu uuuu		
10Fh	EEADRH	—	—	—	EEPROM address register high byte					xxxx xxxx	uuuu uuuu	
Bank 3												
180h ⁽⁴⁾	INDF	Addressing this location uses contents of FSR to address data memory (not a physical register)									0000 0000	0000 0000
181h	OPTION_REG	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111	
182h ⁽⁴⁾	PCL	Program Counter's (PC) Least Significant Byte									0000 0000	0000 0000
183h ⁽⁴⁾	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	C	0001 1xxxx	000q quuuu	
184h ⁽⁴⁾	FSR	Indirect data memory address pointer									xxxx xxxx	uuuu uuuu
185h	—	Unimplemented									—	—
186h	TRISB	PORTB Data Direction Register									1111 1111	1111 1111
187h	—	Unimplemented									—	—
188h	—	Unimplemented									—	—
189h	—	Unimplemented									—	—
18Ah ^(1,4)	PCLATH	—	—	—	Write Buffer for the upper 5 bits of the Program Counter					---0 0000	---0 0000	
18Bh ⁽⁴⁾	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u	
18Ch	EECON1	EEPGD	—	—	—	WRERR	WREN	WR	RD	x--- x000	x--- u000	
18Dh	EECON2	EEPROM control register2 (not a physical register)									-----	-----
18Eh	—	Reserved maintain clear									0000 0000	0000 0000
18Fh	—	Reserved maintain clear									0000 0000	0000 0000

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented read as '0', r = reserved.
Shaded locations are unimplemented, read as '0'.

- Note 1:** The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter.
- 2:** Other (non power-up) resets include external reset through MCLR and Watchdog Timer Reset.
- 3:** Bits PSPIE and PSPIF are reserved on the 28-pin devices; always maintain these bits clear.
- 4:** These registers can be addressed from any bank.
- 5:** PORTD, PORTE, TRISD, and TRISE are not physically implemented on the 28-pin devices, read as '0'.
- 6:** PIR2<6> and PIE2<6> are reserved on these devices; always maintain these bits clear.


Input/Output Ports



Interrupts

PIR/PIE Registers


INTCON Register



Note 1: This shows all current Interrupt bits (at time of manual printing) for all PICmicro Mid-Range MCUs. Which bits pertain to a specific device is dependent upon the device type and peripherals implemented. See specific device data sheet.

Note 2: Some of the original Mid-Range devices had only one peripheral module. These devices do not have the PEIE bit, and have the module enable bit in the INTCON register.

16F877 Hex Code Download



Boot Loader Option

Bootstrap loader

Also known as **bootstrapping** or **boot loader**, a **bootstrap loader** is a program that resides in the computers EPROM, ROM, or other non-volatile memory that automatically executed by the processor when the computer is turned on. The bootstrap loader reads the hard disk drives boot sector to continue the process of loading the computers Operating System.

boot loader

A small program that loads the operating system into the computer's memory when the system is booted and also starts the operating system.

bootstrap

• **noun 1** a loop at the back of a boot, used to pull it on. **2** Computing the action of loading a program into a computer by means of a few initial instructions which enable the introduction of the rest of the program from an input device.

boot-strap

noun (*plural* boot-straps)

Definition:


loop attached to boot: a leather or fabric loop on the back or side of a boot to help pull it on

adjective


Definition:

self-reliant and self-sustaining: relying solely on somebody's own efforts and resources

PIC16F877 Bootloader



Minimum Hardware for Boot Loaded Platform




Commercially Available PIC16F877 Board




www.olimex.com >>>Proto Board


PIC-40B




PIC-40B-USB



PIC-40B-USB Schematic



PIC-40B-USB Schematic (PIC area only)



Copyright (C) 2005, OLIMEX Ltd
<http://www.olimex.com/dev>

for example code

Other PIC Board (Not fully evaluated yet)

- ⌘ DLP-245PB-G-USB
- ⌘ Not evaluated
- ⌘ Problem in Bootloader downloading
- ⌘ Problem in USB driver with Windows

